AbstractAutomated conversion of high-level representation of Finite State Machine (FSM) to correct-byconstruction Hardware Description Language (HDL) is of demand with the increasing complexity of the modern digital controller designs. In this paper, we proposed a tool implementing systematic methodology for conversion and verification of high-level FSM to Verilog HDL. User defined options are provided to increase the flexibility and usability of the tool. MCNC91 benchmarks were used to evaluate the tool performance and correctness. Results indicate that the tool is able to correctly convert all given benchmark circuits with good runtime and memory consumption.
INTRODUCTION
Finite state machines (FSMs) are the implementation tools for control units in digital systems. FSMs transform inputs to outputs with finite and predetermined numbers of states are enumerated depending on the sequence of events at the inputs [1] . Various types of FSM representations are used across the academia and industry at different levels of abstraction. Netlists and hardware description languages (HDLs) are examples of low-level FSM representations [5, 19] , while graphical representations, state transition tables (STTs), domain-specific languages, and Unified Modeling Language diagrams are categorized as high-level FSM representation [1] [2] [3] [4] [5] [6] . In a digital design flow, designed FSM will be synthesized using synthesis tools, thus it must be in the synthesizable HDL or netlist (i.e. structural gate-level description) format. The implementation of high-level representation of FSMs into synthesizable HDL format can vary according to FSM characteristics such as encoding type. The resulting HDL files differ in coding styles and encoding parameters. In terms of hardware, these FSM parameters change synthesis results. For example, implementation of one-hot encoded FSM employs more flip-flops than binary-encoded FSM, therefore leading to a higher area and power consumption. Such large-sized areas add to the complexity of designs. High complexity equates to long periods of design, verification, and modification. The manual modification of FSMs is a problematic procedure that is prone to errors. As a result of these many complications, digital design is mainly oriented toward the use of Electronic Design Automation (EDA) tools to convert description of design behavior (highlevel description), to a useful representation of the hardware such as VHDL or Verilog HDL [1] [2] [3] [4] [5] [6] . In [18] a Verilog code generator was developed to solve the problem of designing sparse matrix-vector multiplier with parametrized adder latencies. In [19] two unsupported Verilog high-level abstraction structures: abstract memory and abstract channels for inter-system communication modeling lead to an automated Verilog code generator in Python script in a platform-independent manner. In [17] a code generator was developed to generate an emulation circuit for a given netlist, which can be different after each run of the system. Moreover, the script generates a fault impact calculator and a serial interface to communicate a PC.
To compare the existing tools, we categorize them according to the format of their inputs. In general, four types of input formats are used in conversion tools. Graphical FSM representations, HDL representations, domain specific languages and tabular format are the main input formats employed by commercial and academic synthesis and simulation tools [1] [2] [3] [4] [5] [6] [7] [8] . The tabular format is suitable for creating databases, whereas other forms of representations are mainly suitable for visualizing state machines in the form of State Transition Graphs (STGs). STTs are tabular representations of FSMs. The file format Keep Internal States Simple (KISS) maintains FSMs in the form of STTs. Further details about KISS format can be referred in [8] .
In addition to FSM parameters and coding styles, the equivalency of the converted input is important for tool users. To ensure correct conversion, an equivalency check should be performed on the HDL code and the high-level FSM description. To the best of our knowledge, previous studies lack a systematic verification framework for verifying conversion equivalency. A number of studies performed simulations as a means to verify conversion results [1] [2] [3] 5] . Another reasonable approach is to provide users with options comprising different parameters of FSMs, which vary in terms of design. In one study, an encoding parameter was considered, but the coding style was not discussed [9] [10] [11] . In another work, the user failed to define the encoding type and the different coding styles [1, 4] . Coding style is considered by the GenFSM tool, which only exploits the "casex" structure [2] .
The main contributions of this study are the development of a flexible code generator through user-defined options for synthesizable Verilog HDL and the verification framework to ensure the correctness of the FSM conversion procedure. Our proposed tool and verification methodology can be used to achieve a correct conversion of high-level FSM representations into Verilog HDL codes. They can also be embedded in academic and industrial tools to build powerful digital design software for the test and verification of digital circuits.
The rest of this paper is organized as follows. In Section II, we introduce the design flow of the developed tool. In Section III, we explain the verification method of the proposed tool. In Section IV, we present the experimental results. In Section V, we conclude the study and recommend future works.
II. DESIGN FLOW

A. Preliminaries
An FSM is formally defined as a six-tuple M, as shown in [2] and [13] . Equations (1) to (4) show the definition of an FSM.
Sets I = {1, 0, -} and O = {1, 0, -} are non-empty sets of the input and output alphabets. I and O are called primary inputs (PIs) and primary outputs, respectively. A dash sign or an "x" represents "don't care" in the FSM alphabet. These items could be excluded from the sets I and O. S = {s0, s1, ..., sn} is a non-empty set of states with s0 ϵ S represents the reset state. δ and λ is the next state function and output function, shown in (2), (3), and (4).
Equations (1), (2) , and (3) define the Mealy-type FSM while (1), (2) , and (4) define the Moore-type FSM. In this study, we consider the Mealy-type FSM.
B. General Flow of the Conversion Tool
Different conversion methods are introduced to all denominated tools [1] [2] [3] [4] [5] [6] . All these conversion methods comprise three general steps for converting a given FSM input to HDL, namely, parsing, analysis, and code generation.
The first step is parsing the input file (i.e. modeling language file) to extract preliminary information on FSMs, including the number of inputs, states, and outputs [1] [2] [3] [4] [5] . In the next step, an analyzer unit (AU) performs an analysis to collect information on the transition, state assignment, and structure of the FSM. Using information obtained from the first phase (i.e. parsing), the AU finds the relation between the inputs and outputs on the basis of the enumeration of states.
This enumeration is defined in Section II.A. Finally, a module converts the result of the AU into an HDL code. This module carries varying labels in other studies, including VHDL generator [1] , Verilog generator [2] , code generation [3] , and Boolean to VHDL in [5] .
Similarly, our proposed tool comprises three parts. As shown in Fig. 1 , the first component is the modeling language parser (MLP). The MLP loads the input file containing FSM represented in STT, which is written in KISS format, checks and reports on any errors. Fig. 2 shows the AU, which creates the FSM database and operates according to user-defined options. The third component is the code generator unit (CGU), which collects FSM information from the FSM database and converts the data into a Verilog HDL code. The following three sections explain the MLP, AU, and CGU of the proposed tool, which are shown in Fig.1 , 2, and 3, respectively.
These three steps make up the general flow of the proposed conversion tool. To ensure the tool correctness of converting FSMs from high-level representations to HDL code, we propose a framework to verify the conversion process (Fig. 4) . The proposed verification tool performs reverse conversion of the converted Verilog code to an STT and compares to the original STT to check for their equivalences.
C. Modeling Language Parser (MLP)
The key role of the MLP is to determine whether the KISS file structure follows the standard and comprises all the necessary information, such as number of inputs, outputs, transitions and the states, which are used to construct the FSM database.
The MLP provides four tables: CST_NST, input index coverage Table I . The first column describes the PIs, whereas the second and third columns show the current and . states 3, 1, and 4) , respectively. The last column shows the output of the FSM. The STT comprises of five PIs with three of these PIs are involved in the state transition, as shown in Table I . The other two inputs do not participate in the state transition. In our implementation, finding the participating inputs and their indexes in the STT is important. The participating inputs are called operative inputs. Another table, called the input index coverage table  (IICT) , is created to keep the index of the operative inputs for each current state.
The analysis and extraction process of Table I is repeated for all the current states to complete the ICA and IICT for the entire FSM. As noted earlier, a simple STT is shown in Table I for only one current state. Table II is constructed on the basis of Table I . A decomposed binary representation of each input in Table I is shown in the corresponding rows in Table II . Each numbered column shows a position of the binary code of the inputs. In row "0" of the IICT columns "0" and "2", shows that the corresponding inputs participate in the next state logic. Similarly, in row "1" and columns "0" and "1" and in row "2" and columns "0" and "2", the inputs participate in the next state logic. Therefore, the ICA shows three operative inputs for the current state "st1." In a similar manner, the IICT contains the indexes of "0", "1", and "2" for the current state "st1." The value "1" in the last row ("3") of Table II indicates that the column contains operative input(s), whereas the number "1s" represent the number of operative inputs for each current state. 
D. Analyzer Unit
The MLP provides the primary database to the AU. The AU then prepares a database containing the information on the state assignment, transition, and structure of the FSM. It then provides the CGU with this database. The state assignment array is extracted by the AU and is referred to as the symbol array. States can be represented by symbols or numerical codes. Table V shows a small FSM symbol array constructed by the tool. In the symbol array, state index n represents the index of each state in the ICA under . Thereafter, the information on the transitions between states is extracted. A unique transition table is created to store the transition information of the FSM. The transition and state assignment information is necessary for the structural analysis on the FSM database. Such structural analysis examines the FSM to determine incomplete, nondeterministic, and overlapping points.
A non-deterministic FSM is defined in [2] . This FSM has the same current states in the STT, as well as the same input codes, but its different next states make it non-deterministic. Incompleteness is caused by an unknown next state and outputs in the TTA of the FSM. In [2] , the GenFSM tool adds "statex" to the FSM depending on the number of unknown next states. Our developed tool creates self-loops for unknown next states to ensure the unknown or undefined next-state will not introduce any unwanted transition and maintains the FSM to remain deterministic. Adding new states to FSMs might entail a large overhead of state register bits. Inputs with the same values and equal current states overlap if they are of different outputs. The analyzer generates reports for the analysis. The overlapped points can result non-deterministic FSMs. In a non-deterministic FSM next-state or the output of a state cannot be determined, accordingly, the behavior will be non-deterministic and we cannot implement such FSM. As a result, non-deterministic and overlapped points stop the conversion process, whereas incompleteness allows the conversion process to continue, after which a message is printed to show the fixed operations. Fig. 5 shows a detected overlap reported by the tool. 
E. Code Generator Unit
The final task of the tool is to generate a Verilog HDL code for the presented FSM. The CGU obtains information from the FSM database and converts it to a Verilog HDL code. Fig. 3 shows the CGU. Our developed tool generates Verilog codes for any given FSM option, as described in Section I.
TABLE III. USER-DEFINED SWITCHES
Switch Description fn (file name)
Modeling language file
en (encoding type)
Adopts sequential binary encoding as the default value; supports one-hot, one-cold, gray, and external encoding files enfn (encoding file name) Defines the path of the external encoding file cs (code style) Can be "casex" or "default," with "default" generating a "full case" structure outfn (output file name) Defines a path for the output file
Tool switches used to pass parameters for customized code generation Table III describes all the switches used in our developed tool. Different types of reports are generated to inform users about the status or result of the conversion. The tool can report three types of messages, namely, errors, warnings, and information. Errors are the problems discovered in the STT of the FSMs that prevent the completion of the conversion process. The tool reports warnings of a problem detected in the STT or conversion process. This problem is then identified and fixed by the tool. Information messages indicate the progress of the conversion and offer relevant statistics about the present FSM.
III. PROPOSED VERIFICATION METHOD
To verify whether the designs are logically equivalent to the specifications or whether a modified design is equivalent to the original one, an equivalency check is performed on a golden reference and a modified or converted design. This verification process is called the formal verification technique. In a digital design flow, conversions are performed from the highest levels of abstraction (system, behavioral, or register-transfer level (RTL)) to the lowest levels of abstraction (i.e. gate-level netlist). Conventional design tools accept HDL-based designs and convert them to gate-level netlists. Formal verification techniques for synchronous designs consist of several steps. The purpose of this verification is to ensure the correctness of the design conversion process. Two types of verifications are used to check synchronous circuits: a simulation-based verification and a formal verification. In a simulation-based verification, the sequences of the input-output of synchronous circuits are compared (i.e. HDL described vs. gate-level or transistor netlist). In formal verification, the netlist is checked against the HDL by extracting the circuit information and translating the result into tuples (see Section II). The first method is known as dynamic verification that verifies designs during the execution of the tool. The second method is known as static verification. This method exploits analysis verification methods, such as extracting circuit information to check whether a design meets initial requirements.
In [15] and [16] , these methods are implemented and discussed. Similarly, a verification method is required to ensure the correctness of the conversion from high abstraction levels such as STT representations of FSMs to HDL formats. Fig. 4 shows the proposed verification framework, which follows a static verification approach. In this figure, the conversion flow is shown through step 1, 2, and 3. The result of step 3 is a Verilog file, which is converted to an STT through step 4 to 6. In step 1, which is labeled as "Step 1" in Fig. 4 , the designer inputs a KISS file. Therefore, the result of step 6 is the STT in a KISS file format. The result obtained from step 6 and the input in step 1 are then compared to identify the equivalency between both files. The conversion of the input will be verified once the two KISS files are exactly equal. If the two KISS files are not equal, then the resulted Verilog file will be excluded from the further procedures, only verified benchmarks will be accepted as correct output of the conversion process. Moreover, the only information used to convert the Verilog file (step 4) to a KISS file (step 6) is derived from the converted Verilog file (step 3). Parsing the Verilog files and converting it to a KISS format representation of FSM is the main challenge of the verification flow in the first place. Thereafter, comparing two KISS files is a significant step towards verification of converted benchmark. In Fig. 4 , the conditional block represents a procedure that compares two KISS files. The equivalent KISS files show the correct conversion of the FSM.
The conversion process performed with the conversion tool involves finding all possible inputs for a current state, which is available in the transition table of the FSM. In the Step 4
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Step 1 = Step 6 verification methodology, the tool acquires all the necessary information from the FSM Verilog file to create an STT for the presented FSM. In step 4, a list of next states and outputs is constructed by considering the derived current states from the Verilog file. Then, the tool identifies the toggling inputs of each current state and removes them. Results in a "don't care" format based on KISS file
Converted KISS row for transition St0 to St1 from Verilog file These toggling inputs are the "don't care" inputs. Table  IV shows that the verification tool detects these "don't care" inputs from an STT.
Inputs i0 and i1 are the inputs of the current state st0. i0 is recognized as an operative input for the next state logic (see the last row of Table IV) , whereas bit i1 is recognized as a "don't care" bit because it is not part of the next state logic. After finding the "don't care" inputs for each current state, a table is created for the input information. Thereafter, a procedure is implemented to search the produced table for transitions for finding functions (see (2) and (3)).
The said procedure provides the information necessary to convert the FSM Verilog file into a collection of sets that are defined in Section II.A. On the basis of (1) to (3), we need to find sets , , and , as well as the state , which is the reset state. Finally, the STT of the FSM, which is a KISS file, can be produced on the basis of the acquired information. The next step is the comparison to check the equivalency between the provided KISS file (made by the verification tool) and the primary KISS file, which is the input of the conversion tool.
IV. EXPERIMENTAL RESULTS
Several experiments were performed on the set of MCNC91 FSM benchmark circuits to evaluate the developed conversion and verification tools. This study used the proposed static and dynamic verification method. The STT of each MCNC91 benchmark is considered as a golden reference to verify that the converted FSM meets the initial specifications. Sets of 50 FSM benchmarks were selected for this experiment. First, a conversion using the Berkeley ABC tool was performed to convert the benchmarks into a dataflow level Verilog code.
Next, a conversion was run using our developed tool to convert the FSM benchmarks into an RTL Verilog HDL file. A random input testbench was developed to run simulations for 1,000,000 clock cycles on the converted FSMs by using the Synopsys VCS simulator. Thereafter, a simulation was performed on the converted Verilog files using the Synopsys VCS tool. The outputs of the two converted FSMs were also compared by employing the signal comparison feature of the Synopsys VCS. Then, the equivalency of the KISS files was checked with the developed verification tool. The results of the functional simulation showed that 35 of the 50 benchmark FSMs exactly matched the 35 FSMs converted by the ABC tool. In the functional simulation of the FSMs converted by our developed tool, all 50 circuits exactly matched the golden reference. Hence, 100% of the converted FSM benchmarks were converted correctly into Verilog HDL codes by the developed tool. The tool was developed using the Perl scripting language. As shown in Table VI , the reported runtime and memory were given by using a personal computer equipped with an Intel CPU of 2.4 GHz and 1.9 GB memory. The reported memory reflected the difference between the initial memory size assigned to the tool and the memory size after the conversion. The initial memory refers to the amount of memory assigned to the Perl script at the beginning of the runtime. Therefore, these measured memories indicated the amount of physical memory consumed by the tool during the conversion process. the proposed tool is integrated with additional features. For example, the optional user-defined encoding type is capable of defining different coding styles, such as "full case" and "casex." Finally, a formal verification methodology is proposed to check the correctness of the conversion procedure. A dynamic verification process based on a functional simulation is performed on benchmark circuits. The experiments on the MCNC91 benchmarks indicate that 100% of the converted benchmarks generated by the developed tool match the golden references. For future research, we suggest the use of this tool to generate FSM testbenches for analyzing low-power FSMs. We recommend improving the tool with the addition of an automated partitioning function for synthesizing ASIC and FPGA designs.
